

Search Results -

Terms	Documents
inver\$4 same data same (mask\$3 adj1 (pin or terminal))	5

US Patents Full-Text Database
US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

US Pre-Grant Publication Full-Text Database

Search:

L1		
	7	Refine Searc
	E	
7		





Search History

DATE: Friday, September 10, 2004 Printable Copy Create Case

Set Name Query

Hit Count Set Name

side by side

result set

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

<u>L1</u> inver\$4 same data same (mask\$3 adj1 (pin or terminal))

5 <u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
inver\$4 same data same (mask\$3 adj1 (pin or terminal))	3

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database

US OCR Full-Text Database

Database:


EPO Abstracts Database JPO Abstracts Database

Derwent World Patents Index

IBM Technical Disclosure Bulletins

Search:

L2		









Search History

DATE: Friday, September 10, 2004 Printable Copy Create Case

Set Name Query side by side

DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR


I 2 invert 4 some data some (mosts 2 adit (min on ton


L2 inver\$4 same data same (mask\$3 adj1 (pin or terminal)) 3 L2

DB=PGPB, USPT, USOC; PLUR=YES; OP=OR

<u>L1</u> inver\$4 same data same (mask\$3 adj1 (pin or terminal)) 5 <u>L1</u>

END OF SEARCH HISTORY





IEEE HOME I SEARCHIEEE I SHOP I WEB ACCOUNT I CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs





IEEE/	XPIOCE®	United States Pa	Welcome tent and Trademark Office	
Help FAQ Terms IEE	E Peer Review Qui	ck Links	O	» Se.
Welcome to IEEE Xplore* - Home - What Can I Access? - Log-out Tables of Contents - Journals & Magazines - Conference Proceedings	Your search mad A maximum of Searching or Refine This Se You may refine new one in the tinver* and data <a< th=""><th>der. arch: your search by edit</th><th>ting the current search exterminal) Search</th><th></th></a<>	der. arch: your search by edit	ting the current search exterminal) Search	
O- Standards	Results Key: JNL = Journal o	or Magazine CNF :	= Conference STD = St	andard
Search - By Author - Basic - Advanced	Results: No documents	matched your qu	ıery.	
Member Services - Join IEEE - Establish IEEE - Web Account - Access the IEEE Member				
Digital Library IEEE Enterprise Access the IEEE Enterprise File Cabinet				

Print Format

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

e eee g e ch e ch e h eee

C е IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs



IEEE Xplore®

Welcome
United States Patent and Trademark Office



		me x	RECEASE 1.6
Help	FAQ	Terms	IEEE Peer Review

Quick Links

 ∇

Welcome to IEEE Xplore®

- O- Home
- What Can I Access?
- O- Log-out

Tables of Contents

- O- Journals & Magazines
- Conference Proceedings
- O- Standards

Search

- O- By Author
- O- Basic
- O- Advanced

Member Services

- O- Join IEEE
- O- Establish IEEE
 Web Account
- Access the IEEE Member Digital Library

IEEE Enterprise

O- Access the IEEE Enterprise File Cabinet

Print Format

Your search matched 16 of 1069805 documents.

A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enterinew one in the text box.

inver* and data and mask* and signal

Search

☐ Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 Monitoring detailed land surface changes using an airborne multisp digital camera system

Stow, D.; Hope, A.; Nguyen, A.T.; Phinn, S.; Benkelman, C.A.;

Geoscience and Remote Sensing, IEEE Transactions on , Volume: 34 , Issue:

5 , Sept. 1996 Pages:1191 - 1203

[Abstract] [PDF Full-Text (1780 KB)] IEEE JNL

2 Reverberation characterization and suppression by means of princil components

Palka, T.A.; Tufts, D.W.;

OCEANS '98 Conference Proceedings , Volume: 3 , 28 Sept.-1 Oct. 1998

Pages:1501 - 1506 vol.3

[Abstract] [PDF Full-Text (528 KB)] IEEE CNF

3 A linear inverse system approach in the context of chaotic communications

Oksasoglu, A.; Akgui, T.;

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transacti on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on], Volume: 44, Issue: 1, Jan. 1997

Pages:75 - 79

[Abstract] [PDF Full-Text (156 KB)] IEEE JNL

4 Auto-regressive estimation of spectral width of chirp sounder signa Salous, S.;

HF Radio Systems and Techniques, Seventh International Conference on (Cor

e

Publ. No. 441), 7-10 July 1997

Pages:115 - 119

[Abstract] [PDF Full-Text (436 KB)] IEE CNF

5 Inversion of modified beamformed array data

Scheibner, D.; Parks, T.;

Acoustics, Speech, and Signal Processing, IEEE International Conference on

ICASSP '85., Volume: 10, Apr 1985

Pages:834 - 837

[Abstract] [PDF Full-Text (136 KB)] IEEE CNF

6 Lossless and lossy image compression using biorthogonal wavelet transforms with multiplierless operations

HyungJun Kim; Li, C.C.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactic [see also Circuits and Systems II: Express Briefs, IEEE Transactions on], Vol

45 , Issue: 8 , Aug. 1998

Pages:1113 - 1118

[Abstract] [PDF Full-Text (224 KB)] IEEE JNL

7 On the edge preserving smoothing filter

Chih-Cheng Hung;

Southeastcon '97. 'Engineering new New Century'., Proceedings. IEEE , 12-14 1997

Pages:146 - 147

[Abstract] [PDF Full-Text (200 KB)] IEEE CNF

8 Data masking: a secure-covert channel paradigm

Radhakrishnan, R.; Shanmugasundaram, K.; Memon, N.; Multimedia Signal Processing, 2002 IEEE Workshop on , 9-11 Dec. 2002 Pages:339 - 342

[Abstract] [PDF Full-Text (354 KB)] IEEE CNF

9 Fusion of multi-frequency eddy current signals-by using wavelet an method

Lingqi Li; Tsukada, K.; Hanasaki, K.; Zheng Liu;

Information Fusion, 2002. Proceedings of the Fifth International Conference

on , Volume: 1 , 8-11 July 2002

Pages: 108 - 113 vol.1

[Abstract] [PDF Full-Text (471 KB)] IEEE CNF

10 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium

on , Volume: 2 , 26-29 May 2002

[Abstract] [PDF Full-Text (9198 KB)] IEEE CNF

е

11 Evaluation of the MODIS vegetation index compositing algorithm u SeaWiFS data

van Leeuwen, W.J.D.; Huete, A.R.; Laing, T.W.;

Geoscience and Remote Sensing Symposium Proceedings, 1998. IGARSS '98. IEEE International, Volume: 3, 6-10 July 1998

Pages:1445 - 1447 vol.3

[Abstract] [PDF Full-Text (408 KB)] IEEE CNF

12 Optical signal processor for anti-counterfeiting and security system Horner, J.L.; Javidi, B.;

Lasers and Electro-Optics Society Annual Meeting, 1994. LEOS '94 Conference Proceedings. IEEE , Volume: 1 , 31 Oct.-3 Nov. 1994

Pages:145 - 146 vol.1

[Abstract] [PDF Full-Text (184 KB)] IEEE CNF

13 A z-transform technique for thin-layer reverberation cancellation applied to ultrasonic NDT of adhered structures

Freemantle, R.J.; Challis, R.E.; White, J.D.H.;

Advanced Techniques for Collection and Interpretation of NDT Data (Digest N 1994/102), IEE Colloquium on , 21 April 1994

Pages:7/1 - 7/4

[Abstract] [PDF Full-Text (216 KB)] IEE CNF

14 Integrated detectors for embedded optical interconnections on electrical boards, modules, and integrated circuits

Sang-Yeon Cho; Sang-Woo Seo; Brooke, M.A.; Jokerst, N.M.;

Selected Topics in Quantum Electronics, IEEE Journal of , Volume: 8 , Issue:

6 , Nov.-Dec. 2002

Pages:1427 - 1434

[Abstract] [PDF Full-Text (538 KB)] IEEE JNL

15 Pulse compression for weather radars

Mudukutore, A.S.; Chandrasekar, V.; Keeler, R.J.;

Geoscience and Remote Sensing, IEEE Transactions on , Volume: 36 , Issue:

1, Jan. 1998

Pages: 125 - 142

[Abstract] [PDF Full-Text (404 KB)] IEEE JNL

1 2 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help. | FAQ Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved

е

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

ISE 1.8 Ŵ,

Welcome

United States Patent and Trademark Office

1 Million Documents
1 Million Users **» ABSTRACT PLUS** IEEE Xplore®

旧 Welcome to IEEE Xplore FAQ Terms IEEE Peer Review

O- What Can I Access? Home

O Log-out

Tables of Contents

Journals& Magazines

Conference Proceedings

Standards

Search

O Basic O By Author

— Advanced

Member Services

- Establish IEEE Y Join IEEE Web Account

T Access the IEEE Member Digital Library

IEEE Enterprise

Access the File Cabinet **IEEE Enterprise**

3

Quick Links

RIGHTSLINKY

Search Results [PDF FULL-TEXT 136 KB]

PREV

NEXT

DOWNLOAD CITATION

Inversion of modified beamformed array data

Scheibner, D. Parks, T.

Rice University, Houston, Texas

International Conference on ICASSP '85, This paper appears in: Acoustics, Speech, and Signal Processing, IEEE

Publication Date: Apr 1985

Volume: 10 On page(s): 834 - 837

Abstract:

dimensionality of the inversion matrix using a singular value decomposition. when the beamformer output is modified. This problem can be alleviated by reducing the output to reconstruct the space-time samples. Of the three, one method, a block matrix velocity filtering methods. We describe three methods of inverting the beamformer domain, such as masking out coherent interfering signals while taking into account **inversion** technique, is new. It is exact when operating on the original **data**, but fails both velocity and time information, are more straightforward than with traditional (k- ω) can be performed by a time domain beamformer. Modifications in the beamformer output The separation of transient plane-waves as a function of their velocity and time-of-arrival

Index Terms

Not Available

eee æ eee œ ი ch σ

Ħ

be

be

be

C 0

Print Format

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time.

Search Results [PDF FULL-TEXT 136 KB] PREV NEXT DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2004 IEEE — All rights reserved

œ eee ø O ch ch b

O

þ

eee

be

be

be

ဂ 0

H 333
Ĭ
HOME
m
SEARCH IEEE
_
333
-
SHOP
WEB ACCOUNT
Ø
≽
2
ö
Ē
Z
_
-
O
Ö
Z
≻
$\overline{\Omega}$
Œ
CONTACT IEEE

Welcome United States Patent and Trademark Offi	nited States P	9	E Xplore®	
Careers/Jobs	Conterences	Standards	Fublications/Services Standards Conterences Careers/Jo	membership



		fice		
			•	
» ABS1		M 1 W		
» ABSTRACT PLUS	And Growing :	Million Users	Million Documents	ברר אשיטות

O Log-out	I Access?	O What Can	O Home	Welcome to IEEE Xplore	
				ď,	

FAQ Terms IEEE Peer Review

Quick Links

3

Search Results [PDF FULL-TEXT 200 KB] PREV NEXT DOWNLOAD CITATION

Request Permissions
RIGHTSLINKY

Tables of Contents

On the edge preserving smoothing filter

0

Chih-Cheng Hung

Conference Proceedings

Journals& Magazines

Standards

Dept. of Math. & Comput. Sci., Alabama A&M Univ., Normal, AL, USA, This paper appears in: Southeastcon '97. 'Engineering new New Century'.,

- O Basic O By Author
- Advanced

Member Services

- O- Establish IEEE
 Web Account Y Join IEEE
- O Access the IEEE Member Digital Library

IEEE Enterprise

IEEE Enterprise File Cabinet Access the

> Meeting Date: 04/12/1997 - 04/14/1997 Proceedings. IEEE

On page(s): 146 - 147

Location: Blacksburg, VA USA Publication Date: 12-14 April 1997

Reference Cited: 8

Number of Pages: x+361

Inspec Accession Number: 5672505

Abstract:

An improvement on the gradient **inverse** weighted (GIW) filter for digital image smoothing is proposed. The selection of the optimal homogeneous neighboring pixels for such as remotely sensed imagery. Experimental results and the comparison with Tomita's adaptive approach is effective in smoothing images containing complex-shaped objects adaptation of the selected subregion based on local statistics of the image data. This spatial smoothing is achieved through the integration of directional masks and the (1977) filter, Nagao's (1979) filter, and the GIW filter are also presented

C

be

5

eee

C æ

be

Index Terms:

pixels enhancement local statistics nonlinear filtering algorithm optimal homogeneous neighboring smoothing filter experimental results gradient inverse weighted filter image data adaptive filters adaptive signal processing edge detection image enhancement approach complex shaped objects digital image smoothing directional masks edge preserving segmentation nonlinear filters smoothing methods Nagao's filter Tomita's filter remotely sensed imagery spatial smoothing subregion adaptation adaptive image image

Documents that cite this document

There are no citing documents available in IEEE Xplore at this time

Search Results [PDF_FULL-TEXT_200 KB] PREV_NEXT_DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help. | FAQ| Terms | Back to Top

Copyright @ 2004 IEEE - All rights reserved

O

ь

٦

о е

be



Previous Doc

Next Doc

Go to Doc#

Print



L1: Entry 1 of 5

File: PGPB

May 13, 2004

DOCUMENT-IDENTIFIER: US 20040090836 A1

TITLE: Method and apparatus for data inversion in memory device

Abstract Paragraph:

The present invention is a method of writing information to a synchronous memory device by examining a present word of N bits to be written, where each bit has a high or low value. The present word is compared to a previous word also having N bits to identify the number of bit transitions from a low value to a high value of vice versa. The present bit is <u>inverted</u> when the number of transitions is greater than N/2. To avoid the need for having an extra bit accompany <u>data</u> bytes to indicate the presence or absence of <u>inversion</u>, the present invention takes advantage of a <u>data mask pin</u> that is normally unused during writing operations to carry the <u>inversion</u> bit. Non-inverted data is written directly into the memory device while <u>inverted data</u> is first <u>inverted</u> again before writing to storage locations, so that true <u>data</u> is stored in the memory device.

Summary of Invention Paragraph:

[0010] The present invention is a method of writing information to a synchronous memory device by examining a present word of N bits to be written, where each bit has a high or low value. The present word is compared to a previous word also having N bits to identify the number of bit transitions from a low value to a high value of vice versa. The present bit is <u>inverted</u> when the number of transitions is greater than N/2. To avoid the need for having an extra bit accompany <u>data</u> bytes to indicate the presence or absence of <u>inversion</u>, the present invention takes advantage of a <u>data mask pin</u> that is normally unused during reading operations to carry the <u>inversion</u> bit. Non-inverted data is written directly into the memory device while <u>inverted data</u> is first <u>inverted</u> again before writing to storage locations, so that true <u>data</u> is stored in the memory device.

First Hit Previous Doc Next Doc Go to Doc#

Cenerate Collection Print

L1: Entry 1 of 5

File: PGPB May 13, 2004

PGPUB-DOCUMENT-NUMBER: 20040090836

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040090836 A1

TITLE: Method and apparatus for data inversion in memory device

PUBLICATION-DATE: May 13, 2004

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47 Macri, Joseph San Francisco CA US Drapkin, Olge Richmond Hill CA Temkine, Grigori Markham CA Nagashima, Osamu Tokyo JP

APPL-NO: 10/681014 [PALM]
DATE FILED: October 7, 2003

RELATED-US-APPL-DATA:

Application 10/681014 is a continuation-of US application 10/163785, filed June 5, 2002, US Patent No. 6671212

Application is a non-provisional-of-provisional application 60/355289, filed February 8, 2002,


INT-CL: [07] G11 C 7/00

US-CL-PUBLISHED: 365/200 US-CL-CURRENT: 365/200

REPRESENTATIVE-FIGURES: 6

ABSTRACT:

The present invention is a method of writing information to a synchronous memory device by examining a present word of N bits to be written, where each bit has a high or low value. The present word is compared to a previous word also having N bits to identify the number of bit transitions from a low value to a high value of vice versa. The present bit is <u>inverted</u> when the number of transitions is greater than N/2. To avoid the need for having an extra bit accompany <u>data</u> bytes to indicate the presence or absence of <u>inversion</u>, the present invention takes advantage of a <u>data mask pin</u> that is normally unused during writing operations to carry the <u>inversion</u> bit. Non-inverted <u>data</u> is written directly into the memory device while <u>inverted data</u> is first <u>inverted</u> again before writing to storage locations, so that true data is stored in the memory device.



Cenerate Collection Print

L1: Entry 2 of 5

File: PGPB

Aug 21, 2003

DOCUMENT-IDENTIFIER: US 20030158981 A1

TITLE: Memory bus polarity indicator system and method for reducing the affects of simultaneous switching outputs (SSO) on memory bus timing

Abstract Paragraph:

A method and system transfer read <u>data</u> from a memory device having a <u>data</u> bus and a <u>data masking pin</u> adapted to receive a masking signal during write operations of the memory device. The method includes placing a sequence of read <u>data</u> words on the <u>data</u> bus and applying a <u>data</u> bus <u>inversion</u> signal on the <u>data masking pin</u>, the <u>data</u> bus <u>inversion</u> signal indicating whether the <u>data</u> contained each read <u>data</u> word has been <u>inverted</u>. Another method and system transfer <u>data</u> over a <u>data</u> bus. The method includes generating a sequence of <u>data</u> words, at least one <u>data</u> word including <u>data</u> bus <u>inversion data</u>. The sequence of <u>data</u> words is applied on the <u>data</u> bus and is thereafter stored. The <u>data</u> bus <u>inversion data</u> is applied to <u>invert or not invert</u> the data contained in the stored data words.

Summary of Invention Paragraph:


[0012] According to one aspect of the present invention, a method and system transfer read <u>data</u> from a memory device having a <u>data</u> bus and a <u>data masking pin</u> adapted to receive a masking signal during write operations of the memory device. The method includes placing a sequence of read <u>data</u> words on the <u>data</u> bus and applying a <u>data</u> bus <u>inversion</u> signal on the <u>data masking pin</u>, the <u>data</u> bus <u>inversion</u> signal indicating whether the <u>data</u> contained each read <u>data</u> word has been inverted.

Brief Description of Drawings Paragraph:

[0016] FIG. 3 is a functional block diagram illustrating a memory system including a memory that supplies a <u>data</u> bus <u>inversion</u> signal to a memory controller over a <u>data masking pin</u> according to one embodiment of the present invention.

Detail Description Paragraph:

[0024] FIG. 3 is a functional block diagram illustrating a memory system 300 including a memory 302 that transfers data bus inversion information to a memory controller 304 over a data masking pin 306 of the memory during read data transfer operations. The memory 302 selectively outputs true or inverted read data words DQ1-N on a data bus DATA to minimize the switching of bits between consecutive read data words, and activates a data bus inversion signal DBI on the data masking pin 306 when inverted data is output and deactivates the DBI signal when true data is output, as will be explained in more detail below. The data masking pin 306 would normally be unused during read operations, but in the memory system 300 the memory 302 uses the <u>data masking pin</u> to apply the DBI signal to the memory controller 304 during read operations and in this way eliminates the need for additional dedicated pins on both the memory and memory controller, which reduces the costs of these devices. Moreover, the memory system 300 allows the memory 302 to transfer read data words DQ1-N to the memory controller 304 within specified timing parameters even as a width N of the $\underline{\text{data}}$ bus $\underline{\text{DATA}}$ increases since the transfer of true and inverted read data words minimizes the switching of bits in consecutive read data words and thereby reduces current required by the memory in driving the data bus, as will be discussed in more detail below. In the following description, certain details are set forth to provide a sufficient understanding of the present



Detail Description Paragraph:

[0033] In the memory system 300, the memory 302 uses the <u>data masking pin</u> 306 of the memory during read operations to supply the DBI signal to the memory controller 304. In this way, an extra dedicated pin on the memory 302 for the DBI signal is not required which, as previously discussed, reduces the cost of memory modules containing a plurality of memories 302. The memory system 300 minimizes the switching of bits DQ1-N in consecutive read <u>data</u> words DW<1:N>, which reduces the current required by the read/write circuit 308 in driving the <u>data</u> bus and thereby reduces timing variations between <u>data</u> words and the DQS signal as more bits would otherwise change logic states between consecutive <u>data</u> words without the <u>data</u> bus <u>inversion</u> scheme of the memory system 300. In this way, the memory system 300 reduces the SSO pushout on the data bus DATA.

Detail Description Paragraph:

[0036] The transition detector 508 receives the NDW<1:N> word from the read latch 500 and the CDW<1:N> word output from the $\underline{\text{data}}$ driver 504 on the $\underline{\text{data}}$ bus $\underline{\text{DATA}}$. The transition detector 508 determines the number of bits that change from a first logic state in the CDW<1:N> word to the complementary logic state in the NDW<1:N> word. When the detected number of bits is greater than N/2, the transition detector 508 activates the DBI signal on the $\underline{\text{data masking terminal}}$ 106 and deactivates the IC signal, turning OFF the pass gate circuit 506 and thereby causing the $\underline{\text{inverter}}$ circuit 502 to apply the NDW <1:N>* word to the input of the $\underline{\text{data}}$ driver 504. In contrast, when the detected number of bits is less than or equal to N/2, the transition detector 508 deactivates the DBI signal and activates the IC signal turning ON the pass gate circuit 506 and thereby applying the NDW <1:N> word to the input of the $\underline{\text{data}}$ driver 504.

Detail Description Paragraph:

[0037] In operation, assume an initial CDW <1:N> word has been latched by the data driver 504 and is initially being output on the data bus DATA. The read latch 500 thereafter latches the NDW <1:N> on the data path 116 in response to the ICLK1 signal, and outputs the latched word to the transition detector 508, pass gate circuit 506, and inverter circuit 502. At this point, the transition detector 508 compares the bits in the NDW<1:N> being output from the read latch 500 to the bits in the CDW <1:N> word currently being output by the data driver 504 on the data bus DATA. When the transition detector 508 determines number of bits changing from a first logic state in the CDW<1:N> word to the complementary logic state in the NDW<1:N> word is greater than N/2, the transition detector applies an active DBI signal on the <u>data masking terminal</u> 106 and deactivates the IC signal. In response to the deactivated IC signal, the pass gate circuit 506 turns OFF, causing the inverter circuit 502 to apply the NDW <1:N>* word to the input of the data driver 504. The ICLK2 signal thereafter clocks the data driver 504, causing the data driver to latch the NDW <1:N>* word and output this latched word as the CDW <1:N> word on the data bus DATA. In contrast, when the transition detector 508 determines number of bits changing from a first logic state in the CDW<1:N> word to the complementary logic state in the NDW<1:N> word is less than or equal to N/2, the transition detector applies an inactive DBI signal on the data masking terminal 106 and activates the IC signal. In response to the activated IC signal, the pass gate circuit 506 turns ON, causing the inverter circuit 502 to apply the NDW <1:N> word to the input of the data driver 504. The ICLK2 signal thereafter clocks the data driver 504, causing the data driver to latch the NDW <1:N> word and output this latched word as the CDW <1:N> word on the data bus DATA.

CLAIMS:

1. A method of transferring read <u>data</u> from a memory device, the memory device including a <u>data</u> bus and including at least one <u>data masking pin</u> adapted to receive

- a data masking signal during write operations of the memory, the method comprising: placing a current read data word on the data bus, the read data word including a plurality of data signals and each data signal having a logic state; developing a next read data word, the next read data word including a plurality of data signals and each data signal having a logic state; comparing the logic state of each data signal in the current read data word to the logic state of the corresponding data signal in the next read data word; determining the number of data signals in the next read data word that are changing from a first logic state in the current read data word to the complementary logic state in the next read data word; when the determined number of data signals changing from the first logic state to the complementary logic state is greater than N, developing an inverted next read data word, each data signal in the inverted next read data word having a logic state that is the complementary logic state of the corresponding data signal in the next read data word, and activating a data bus inversion signal; placing the inverted next read data word on the data bus; and applying the activated data bus inversion signal on one of the data masking pins.
- 3. The method of claim 2 wherein the <u>data</u> bus includes X <u>data</u> signals, X being an integer multiple of 2N, and wherein a plurality of <u>inverted</u> next read <u>data</u> words are simultaneously applied on the <u>data</u> bus, each <u>inverted</u> next <u>data</u> word having an associated <u>data</u> bus <u>inversion</u> signal applied on an associated <u>data masking pin</u>.
- 5. A method of transferring read <u>data</u> from a memory device, the memory device including a <u>data</u> bus and including a <u>data masking pin</u> adapted to receive a masking signal during write operations of the memory device, the method comprising: placing a sequence of read <u>data</u> words on the <u>data</u> bus; and applying a <u>data</u> bus <u>inversion</u> signal on the <u>data masking pin</u>, the <u>data</u> bus <u>inversion</u> signal indicating whether the <u>data</u> contained each read <u>data</u> word has been <u>inverted</u>.
- 6. The method of claim 5 wherein the $\underline{\text{data}}$ bus $\underline{\text{inversion}}$ signal corresponds to a sequence of bits, each bit indicating whether a corresponding read $\underline{\text{data}}$ word in the sequence is to be $\underline{\text{inverted}}$ or not be $\underline{\text{inverted}}$, and the bit associated with a particular read $\underline{\text{data}}$ word is applied on the $\underline{\text{data}}$ masking $\underline{\text{pin}}$ coincident with the particular read $\underline{\text{data}}$ word being placed on the $\underline{\text{data}}$ bus.
- 7. The method of claim 5 wherein each read data word includes a plurality of data bits, and wherein applying a data bus inversion signal on the data masking pin comprises: comparing the logic state of each data bit in a current read data word being placed on the data bus to the logic state of a corresponding data bit in a next read data word in the sequence that is to be placed on the data bus; determining the number of data bits in the next read data word that are changing from a first logic state in the current read <u>data</u> word to the complementary logic state in the next read data word; when the determined number of data bits changing from the first logic state to the complementary logic state is greater than N, developing an inverted next read data word, each data signal in the inverted next read data word having a logic state that is the complementary logic state of the corresponding data signal in the next read data word; activating the data bus inversion signal; and placing the inverted next read data word on the data bus and the activated data bus inversion signal on the data masking pin; and when the determined number of data bits changing from the first logic state to the complementary logic state is less than or equal to N, deactivating the data bus inversion signal; and placing the next read data word on the data bus and the deactivated data bus inversion signal on the data masking pin.
- 8. The method of claim 5 wherein the memory device includes a plurality of data
 masking pins, each read data word comprises 2N data bits, and the data bus includes X data words are simultaneously applied on the data word masking pin.

- 16. A memory device, comprising: an address bus; a control bus; a data bus; an address decoder coupled to the address bus; a control circuit coupled to the control bus; a memory-cell array coupled to the address decoder, control circuit, and read/write circuit; a data masking terminal adapted to receive a data masking signal during write operations of the memory device; and a read/write circuit coupled to the data bus, memory-cell array, and the data masking terminal, the read/write circuit operable during read operations to compare the number of bits changing from a first logic state in a current read data word on the data bus to the complementary logic state in a next read data word received from the memory-cell array, and operable in a first mode when the number of bits changing state is greater than a threshold value to apply an inverted next read data word on the data bus and apply an active a data bus inversion signal on the data masking terminal, and operable in a second mode when the number of bits changing state is less than or equal to the threshold value to apply the next read data word on the data bus and apply an inactive data bus inversion signal on the data masking terminal.
- 18. The memory device of claim 16 further comprising a plurality of <u>data masking</u> terminals and the read/write circuit operable to compare groups of bits in the current and next read <u>data</u> words, and to develop a corresponding <u>data</u> bus <u>inversion</u> signal for each group and apply each <u>data</u> bus <u>inversion</u> signal on a respective <u>data masking terminal</u>.
- 25. A computer system, comprising: a data input device; a data output device; a processor coupled to the data input and output devices; and a memory device coupled to the processor, the memory device comprising, an address bus; a control bus; a data bus; an address decoder coupled to the address bus; a control circuit coupled to the control bus; a memory-cell array coupled to the address decoder, control circuit, and read/write circuit; a data masking terminal adapted to receive a data masking signal during write operations of the memory device; and a read/write circuit coupled to the data bus, memory-cell array, and the data masking terminal, the read/write circuit operable during read operations to compare the number of bits changing from a first logic state in a current read data word on the data bus to the complementary logic state in a next read <u>data</u> word received from the memorycell array, and operable in a first mode when the number of bits changing state is greater than a threshold value to apply an inverted next read data word on the data bus and apply an active a <u>data</u> bus <u>inversion</u> signal on the <u>data ma</u>sking terminal, and operable in a second mode when the number of bits changing state is less than or equal to the threshold value to apply the next read data word on the data bus and apply an inactive data bus inversion signal on the data masking terminal.
- 27. The computer system of claim 25 further comprising a plurality of <u>data masking terminals</u> and the read/write circuit operable to compare groups of bits in the current and next read <u>data</u> words, and to develop a corresponding <u>data</u> bus <u>inversion</u> signal for each group and apply each <u>data</u> bus <u>inversion</u> signal on a respective <u>data masking terminal</u>.

First Hit

Previous Doc

Next Doc

Go to Doc#



L1: Entry 2 of 5

File: PGPB

Aug 21, 2003

PGPUB-DOCUMENT-NUMBER: 20030158981

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030158981 A1

TITLE: Memory bus polarity indicator system and method for reducing the affects of

simultaneous switching outputs (SSO) on memory bus timing

PUBLICATION-DATE: August 21, 2003

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY

RULE-47

LaBerge, Paul A.

Shoreview

MN

US

APPL-NO: 10/ 081652 [PALM]
DATE FILED: February 21, 2002

INT-CL: [07] G06 F 13/00

US-CL-PUBLISHED: 710/100 US-CL-CURRENT: 710/100

REPRESENTATIVE-FIGURES: 3

ABSTRACT:

A method and system transfer read <u>data</u> from a memory device having a <u>data</u> bus and a <u>data masking pin</u> adapted to receive a masking signal during write operations of the memory device. The method includes placing a sequence of read <u>data</u> words on the <u>data</u> bus and applying a <u>data</u> bus <u>inversion</u> signal on the <u>data masking pin</u>, the <u>data</u> bus <u>inversion</u> signal indicating whether the <u>data</u> contained each read <u>data</u> word has been <u>inverted</u>. Another method and system transfer <u>data</u> over a <u>data</u> bus. The method includes generating a sequence of <u>data</u> words, at least one <u>data</u> word including <u>data</u> bus <u>inversion data</u>. The sequence of <u>data</u> words is applied on the <u>data</u> bus and is thereafter stored. The <u>data</u> bus <u>inversion data</u> is applied to <u>invert or not invert the data</u> contained in the stored <u>data</u> words.

First Hit Previous Doc Next Doc

Generate Collection Print

Go to Doc#

L1: Entry 3 of 5 File: PGPB Aug 14, 2003

PGPUB-DOCUMENT-NUMBER: 20030151953

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030151953 A1

TITLE: METHOD AND APPARATUS FOR DATA INVERSION IN MEMORY DEVICE

PUBLICATION-DATE: August 14, 2003

INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Macri, Joseph San Francisco CA US
Drapkin, Olge Richmond Hill CA
Temkine, Grigori Markham CA
Nagashima, Osamu Tokyo JP

APPL-NO: 10/ 163785 [PALM]
DATE FILED: June 5, 2002

RELATED-US-APPL-DATA:

Application is a non-provisional-of-provisional application 60/355289, filed February 8, 2002,

INT-CL: [07] G11 C 5/00

US-CL-PUBLISHED: 365/189.01; 365/189.07 US-CL-CURRENT: 365/189.01; 365/189.07

REPRESENTATIVE-FIGURES: 1

ABSTRACT:

The present invention is a method of writing information to a synchronous memory device by examining a present word of N bits to be written, where each bit has a high or low value. The present word is compared to a previous word also having N bits to identify the number of bit transitions from a low value to a high value of vice versa. The present bit is <u>inverted</u> when the number of transitions is greater than N/2. To avoid the need for having an extra bit accompany <u>data</u> bytes to indicate the presence or absence of <u>inversion</u>, the present invention takes advantage of a <u>data mask pin</u> that is normally unused during writing operations to carry the <u>inversion</u> bit. Non-inverted data is written directly into the memory device while <u>inverted data</u> is first <u>inverted</u> again before writing to storage locations, so that true <u>data</u> is stored in the memory device.





First Hit Fwd Refs Previous Doc Next Doc Go to Doc# Cenerale Collection Print

L1: Entry 4 of 5 File: USPT Dec 30, 2003

US-PAT-NO: 6671212

DOCUMENT-IDENTIFIER: US 6671212 B2

TITLE: Method and apparatus for data inversion in memory device

DATE-ISSUED: December 30, 2003

INVENTOR-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY

Macri; Joseph San Francisco CA

Drapkin; Olge Richmond Hill CA
Temkine; Grigori Markham CA
Nagashima; Osamu Hamura JP

ASSIGNEE-INFORMATION:

NAME CITY STATE ZIP CODE COUNTRY TYPE CODE

ATI Technologies Inc. Markham CA 03

APPL-NO: 10/ 163785 [PALM]
DATE FILED: June 5, 2002

PARENT-CASE:

This application claims the benefit of Provisional application Ser. No. 60/355,289, filed Feb. 8, 2002.

INT-CL: [07] G11 C 16/04

US-CL-ISSUED: 365/189.07; 365/189.04 US-CL-CURRENT: 365/189.07; 365/189.04

FIELD-OF-SEARCH: 365/189.07, 365/189.04, 365/189.08, 711/167, 711/202

Search Selected

PRIOR-ART-DISCLOSED:

U.S. PATENT DOCUMENTS

PAT-NO ISSUE-DATE PATENTEE-NAME US-CL 4667337 May 1987 Fletcher 5630106 May 1997 Ishibashi 345/533 П <u>5748902</u> May 1998 Dalton et al. 5953272 September 1999 Powell et al. 365/201

	6046943	April 2000	Walker	
	6335718	January 2002	Hong et al.	
П	2003/0041223	February 2003	Yeh et al.	711/167

ART-UNIT: 2824

PRIMARY-EXAMINER: Phung; Anh

ATTY-AGENT-FIRM: Harriman, II; J. D. Coudert Brothers LLP

ABSTRACT:

A method of writing information to a synchronous memory device by examining a present word of N bits to be written, where each bit has a high or low value. The present word is compared to a previous word also having N bits to identify the number of bit transitions from a low value to a high value or vice versa. The present bit is <u>inverted</u> when the number of transitions is greater than N/2. To avoid the need for having an extra bit accompany <u>data</u> bytes to indicate the presence or absence of <u>inversion</u>, the method takes advantage of a <u>data mask pin</u> that is normally unused during writing operations to carry the <u>inversion</u> bit. Non-<u>inverted data</u> is written directly into the memory device while <u>inverted data</u> is first <u>inverted</u> again before writing to storage locations, so that true <u>data</u> is stored in the memory device.

21 Claims, 8 Drawing figures

First Hit

Previous Doc

Next Doc

Go to Doc#

End of Result Set

☐ Cenerate Collection Print

L2: Entry 3 of 3

File: DWPI

Aug 21, 2003

DERWENT-ACC-NO: 2003-731060

DERWENT-WEEK: 200369

COPYRIGHT 2004 DERWENT INFORMATION LTD


TITLE: Memory device $\underline{\text{data}}$ transfer method for synchronous memory, involves applying $\underline{\text{data}}$ bus $\underline{\text{inversion}}$ signal on $\underline{\text{data masking pin}}$ of memory device, when next $\underline{\text{data}}$ word is to be inverted


Basic Abstract Text (1):

NOVELTY - A memory device (302) includes a $\underline{\text{data}}$ bus ($\underline{\text{DATA}}$) and a $\underline{\text{data}}$ masking pin (302). When $\underline{\text{data}}$ word is read from the memory device, number of $\underline{\text{data}}$ signals in the next read word that are changing to complementary logic states are determined. When the determined changing states are greater than half of $\underline{\text{data}}$ signal, the next read $\underline{\text{data}}$ is inverted, and activated $\underline{\text{data}}$ bus $\underline{\text{inversion}}$ (DBI) signal is applied on the $\underline{\text{data}}$ masking $\underline{\text{pin}}$.

Standard Title Terms (1):

MEMORY DEVICE <u>DATA</u> TRANSFER METHOD SYNCHRONOUS MEMORY APPLY <u>DATA</u> BUS <u>INVERT</u> SIGNAL <u>DATA MASK</u> PIN MEMORY DEVICE DATA WORD INVERT





Hit List



Search Results - Record(s) 1 through 7 of 7 returned.

☐ 1. Document ID: US 20030158981 A1

Using default format because multiple data bases are involved.

L3: Entry 1 of 7

File: PGPB

Aug 21, 2003

PGPUB-DOCUMENT-NUMBER: 20030158981

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030158981 A1

TITLE: Memory bus polarity indicator system and method for reducing the affects of

simultaneous switching outputs (SSO) on memory bus timing

PUBLICATION-DATE: August 21, 2003

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY

RULE-47

LaBerge, Paul A.

Shoreview

MN

US

US-CL-CURRENT: <u>710/100</u>

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Drawu De

☐ 2. Document ID: US 20030151953 A1

L3: Entry 2 of 7

File: PGPB

Aug 14, 2003

PGPUB-DOCUMENT-NUMBER: 20030151953

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030151953 A1

TITLE: METHOD AND APPARATUS FOR DATA INVERSION IN MEMORY DEVICE

PUBLICATION-DATE: August 14, 2003


INVENTOR-INFORMATION:

NAME CITY STATE COUNTRY RULE-47

Macri, Joseph San Francisco CA US
Drapkin, Olge . Richmond Hill CA
Temkine, Grigori Markham CA
Nagashima, Osamu Tokyo JP

US-CL-CURRENT: <u>365/189.01</u>; <u>365/189.07</u>


h eb b g ee ef e ef b e



US-PAT-NO: 6671212

DOCUMENT-IDENTIFIER: US 6671212 B2


TITLE: Method and apparatus for data inversion in memory device



US-PAT-NO: 6275423

DOCUMENT-IDENTIFIER: US 6275423 B1

TITLE: Semiconductor memory device



US-PAT-NO: 6256248

DOCUMENT-IDENTIFIER: US 6256248 B1

** See image for Certificate of Correction **

TITLE: Method and apparatus for increasing the time available for internal refresh for 1-T SRAM compatible devices

☐ 6. Document ID: US 6075740 A	Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	'alganient'	Claims	KWAC	Draw, D
☐ 6 Document ID: US 6075740 A													
☐ 6 Document ID: US 6075740 A													
		6. I	Docume	nt ID:	US 60	75740 A							


US-PAT-NO: 6075740

DOCUMENT-IDENTIFIER: US 6075740 A

** See image for Certificate of Correction **

TITLE: Method and apparatus for increasing the time available for refresh for 1-t SRAM compatible devices

h e b b g ee e f e e f b e



US-PAT-NO: 5394366

DOCUMENT-IDENTIFIER: US 5394366 A

TITLE: Enabling data access of a unit of arbitrary number of bits of data in a

semiconductor memory

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequence	Altachi	nents	Claims	KWIC	Draw, De
Clear	*	Gener	ate C ol	lection.	Print	. 5	wd Refs	# Bkw	d Refs	1	. Gener	ate OA	œs:
	Terms						Documents						
	L1 and L2											7	

Display Format: - Change Format

Previous Page Next Page Go to Doc#

ef



First Hit Fwd Refs End of Result Set

Previous Doc Next Doc Go to Doc#

☐ Generate Collection Print

L1: Entry 1 of 1

File: USPT

May 19, 1987

US-PAT-NO: 4667337

DOCUMENT-IDENTIFIER: US 4667337 A

TITLE: Integrated circuit having outputs configured for reduced state changes

DATE-ISSUED: May 19, 1987

INT-CL: [04] H03K 19/003, H03K 19/21

US-CL-ISSUED: 377/41; 364/707, 365/227, 307/443, 307/471

US-CL-CURRENT: 377/41; 326/21, 326/52, 326/62, 327/261, 327/403, 365/227, 713/321

FIELD-OF-SEARCH: 377/41, 307/440, 307/445, 307/362, 307/443, 307/463, 307/471,

307/473, 364/707, 365/227, 371/66